Live Quiz Arena
🎁 1 Free Round Daily
⚡ Enter ArenaQuestion
← ScienceWhich phenomenon limits miniaturization of CMOS transistors below five nanometers due to electron behavior?
A)Increased channel resistance limiting current
B)Quantum tunneling through the gate oxide✓
C)Surface scattering reducing carrier mobility
D)Edge effects creating parasitic capacitance
💡 Explanation
When transistor dimensions shrink below five nanometers, quantum tunneling occurs because the gate oxide becomes so thin electrons can probabilistically pass through instead of being contained, creating unintended current flow. Therefore, quantum tunneling limits miniaturization, rather than resistance, scattering, or capacitance, which exist regardless of nanometer dimensions.
🏆 Up to £1,000 monthly prize pool
Ready for the live challenge? Join the next global round now.
*Terms apply. Skill-based competition.
Related Questions
Browse Science →- Which consequence results when a heat engine uses working fluid far above its critical point?
- Which net outcome inevitably occurs when a sealed cryogenic tank undergoes self-pressurization?
- Which condition decreases efficiency in cryogenic Carnot engines?
- Which outcome occurs when a high-energy electron beam is directed onto a polymer sample with weak covalent cross-links?
- Which outcome occurs when two atoms approach with unfavorable orbital symmetries?
- Which consequence results when exceeding the Curie temperature?
