Which risk increases when symbol timing recovery deviates due to jitter in synchronous digital hierarchy (SDH) data transmission?

💡 Explanation

Increased bit error rate occurs because inaccurate clock recovery misinterprets transmitted signals due to phase noise degrading the slicer's performance. Therefore, bit errors increase, rather than bandwidth decreasing due to fixed system parameters or increased latency given synchronous protocols.

• Which instability arises when a proportional valve's spool displacement significantly lags driver command in a hydraulic servo system?
• Which outcome occurs when a refrigeration system uses an immiscible refrigerant blend circulating at low temperatures?
• Which risk increases when a molded-case circuit breaker is applied in a three-phase system with high harmonic distortion?
• Which action during live line maintenance leads to capacitive discharge via personal grounding?
• Which precision decrease arises when an industrial robotic arm utilizes Jacobian matrix singularity?
• Which outcome occurs when a three-phase transformer bank experiences a single-phase voltage loss on its primary winding?